datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Data Delay Devices  >>> 3D7523 PDF

3D7523 数据手册 ( 数据表 ) - Data Delay Devices

3D7523 image

零件编号
3D7523

Other PDF
  no available.

PDF
DOWNLOAD     

page
5 Pages

File Size
177.3 kB

生产厂家
DATADIELAY
Data Delay Devices DATADIELAY

FUNCTIONAL DESCRIPTION
The 3D7523 is a monolithic CMOS Manchester Encoder/Decoder combo chip. The device uses bi-phase-level encoding to embed a clock signal into a data stream for transmission across a communications link. In this encoding mode, a logic one is represented by a high-to-low transition in the center of the bit cell, while a logic zero is represented by a low-to-high transition.


FEATURES
• All-silicon, low-power CMOS technology
• Encoder and decoder function independently
• Encoder has buffered clock output
• TTL/CMOS compatible inputs and outputs
• Vapor phase, IR and wave solderable
• Auto-insertable (DIP pkg.)
• Low ground bounce noise
• Maximum data rate: 50 MBaud
• Data rate range: ±15%
• Lock-in time: 1 bit

Page Link's: 1  2  3  4  5 

零件编号
产品描述 (功能)
PDF
生产厂家
MONOLITHIC MANCHESTER ENCODER/DECODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Data Delay Devices
Manchester Encoder / Decoder ( Rev : 2001 )
Holt Integrated Circuits
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices
MANCHESTER ENCODER/DECODER MODULES
Unspecified
CMOS Manchester Encoder-Decoder
Intersil
CMOS Manchester Encoder-Decoder
Intersil
CMOS Manchester Encoder-Decoder
Intersil

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]