datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Intersil  >>> 5962F9863201V9A PDF

5962F9863201V9A 数据手册 ( 数据表 ) - Intersil

5962F9863201V9A image

零件编号
5962F9863201V9A

Other PDF
  no available.

PDF
DOWNLOAD     

page
2 Pages

File Size
38.6 kB

生产厂家
Intersil
Intersil Intersil

Radiation Hardened Dual J-K Flip-Flop with Set and Reset

The Radiation Hardened ACS109MS is a Dual J-K Flip Flop with Set and Reset. These Flip-Flops have independent J, K, Set, Reset, and Clock inputs and Q and Q outputs. The outputs change state on the positive-going transition of the clock. Set and Reset are accomplished asynchronously by Low-level inputs. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times.


FEATUREs
• QML Qualified Per MIL-PRF-38535 Requirements
• 1.25 Micron Radiation Hardened SOS CMOS
• Radiation Environment
- Latch-Up Free Under Any Conditions
- Total Dose (Max.) . . . . . . . . . . . . . . . . . 3 x 105 RAD(Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10-10 Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm2)
• Input Logic Levels. . . . VIL= (0.3)(VCC), VIH= (0.7)(VCC)
• Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . ±12mA (Min)
• Quiescent Supply Current . . . . . . . . . . . . . . . 10µA (Max)
• Propagation Delay . . . . . . . . . . . . . . . . . . . . . .25ns (Max)


APPLICATIONs
• High Speed Control Circuits
• Sensor Monitoring
• Low Power Designs

Page Link's: 1  2 

零件编号
产品描述 (功能)
PDF
生产厂家
Dual “J-K” Flip-Flop with Set and Reset
Intersil
Dual J-K Flip-Flop with Set and Reset
Motorola => Freescale
Dual J-K Flip-Flop with Set and Reset
IK Semicon Co., Ltd
Dual J-K Flip-Flop with Set and Reset
ON Semiconductor
Dual “J-K” Flip-Flop with Set and Reset
Intersil
Dual J-K Flip-Flop with set and Reset
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
Kodenshi Auk Co., LTD
Dual J-K Flip-Flop with Set and Reset
System Logic Semiconductor
Dual J-K Flip-Flop with Set and Reset
System Logic Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]