datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  NXP Semiconductors.  >>> 74HC137 PDF

74HC137 数据手册 ( 数据表 ) - NXP Semiconductors.

74HC137 image

零件编号
74HC137

Other PDF
  no available.

PDF
DOWNLOAD     

page
19 Pages

File Size
708.3 kB

生产厂家
NXP
NXP Semiconductors. NXP

General description
The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC137 is specified in compliance with JEDEC standard no. 7A.


FEATUREs and benefits
■ Combines 3-to-8 decoder with 3-bit latch
■ Multiple input enable for easy expansion or independent controls
■ Active LOW mutually exclusive outputs
■ Low-power dissipation
■ Complies with JEDEC standard no. 7A
■ ESD protection:
    ◆ HBM JESD22-A114F exceeds 2000 V
    ◆ MM JESD22-A115-A exceeds 200 V
■ Specified from -40 °C to +80 °C and from -40 °C to +125 °C.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
PDF
生产厂家
3-to-8 line decoder, demultiplexer with address latches; inverting ( Rev : 2004 )
Philips Electronics
3-to-8 line decoder/demultiplexer with address latches; inverting
Philips Electronics
3-to-8 line decoder, demultiplexer with address latches ( Rev : 2012 )
NXP Semiconductors.
3-to-8 line decoder, demultiplexer with address latches ( Rev : 2004 )
NXP Semiconductors.
3 to 8 Line Decoder/Demultiplexer with Address Latches
Fairchild Semiconductor
3-to-8 line decoder, demultiplexer with address latches
NXP Semiconductors.
3-to-8 line decoder / demultiplexer with address latches
Philips Electronics
3-to-8-line Decoder/Demultiplexer with Address Latch
Hitachi -> Renesas Electronics
3-to-8-line Decoder/Demultiplexer with Address Latch
Renesas Electronics
3-to-8-line Decoder/Demultiplexer with Address Latch
Renesas Electronics

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]