datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  STMicroelectronics  >>> 74LVQ280 PDF

74LVQ280 数据手册 ( 数据表 ) - STMicroelectronics

74LVQ280MTR image

零件编号
74LVQ280

产品描述 (功能)

Other PDF
  2004  

PDF
DOWNLOAD     

page
8 Pages

File Size
188 kB

生产厂家
ST-Microelectronics
STMicroelectronics ST-Microelectronics

DESCRIPTION
The 74LVQ280 is a low voltage CMOS 9 BIT PARITY GENERATOR fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications.

■ HIGH SPEED: tPD = 8 ns (TYP.) at VCC = 3.3 V
■ COMPATIBLE WITH TTL OUTPUTS
■ LOW POWER DISSIPATION: ICC = 2µA(MAX.) at TA=25°C
■ LOW NOISE: VOLP = 0.3V (TYP.) at VCC = 3.3V
■ 75Ω TRANSMISSION LINE DRIVING CAPABILITY
■ SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12mA (MIN) at VCC = 3.0 V
■ PCI BUS LEVELS GUARANTEED AT 24 mA
■ BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL
■ OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V
■ PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 280
■ IMPROVED LATCH-UP IMMUNITY

Page Link's: 1  2  3  4  5  6  7  8 

零件编号
产品描述 (功能)
PDF
生产厂家
9-bit parity generator
STMicroelectronics
9 BIT PARITY GENERATOR
STMicroelectronics
9 BIT PARITY GENERATOR
STMicroelectronics
9 BIT PARITY GENERATOR ( Rev : 1998 )
STMicroelectronics
9 BIT PARITY GENERATOR ( Rev : 2001 )
STMicroelectronics
9-BIT PARITY GENERATOR/CHECKER
STMicroelectronics
9-Bit Parity Generator/Checker
Fairchild Semiconductor
9-Bit Parity Generator/Checker
Fairchild Semiconductor
9-BIT PARITY GENERATOR/CHECKER
Motorola => Freescale
9-Bit Parity Generator/Checker
Fairchild Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]