datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Renesas Electronics  >>> HCS573DMSR PDF

HCS573DMSR 数据手册 ( 数据表 ) - Renesas Electronics

HCS573MS image

零件编号
HCS573DMSR

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
440.7 kB

生产厂家
Renesas
Renesas Electronics Renesas

Description
   The Intersil HCS573MS is a Radiation Hardened octal transparent three-state latch with an active low output enable. The HCS573MS utilizes advanced CMOS/SOS technology. The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH. When the Latch Enable (LE) goes LOW, the data is latched. The Output Enable (OE) controls the tri-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high impedance state. The latch operation is independent of the state of the Output Enable.


FEATUREs
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/
   Bit-Day (Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Fanout (Over Temperature Range)
   - Bus Driver Outputs - 15 LSTTL Loads
• Military Temperature Range: -55°C to +125°C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
   - VIL = 0.3 VCC Max
   - VIH = 0.7 VCC Min
• Input Current Levels Ii ≤ 5μA at VOL, VOH


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]