datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Maxim Integrated  >>> MAX9208 PDF

MAX9208(2001) 数据手册 ( 数据表 ) - Maxim Integrated

MAX9206 image

零件编号
MAX9208

产品描述 (功能)

Other PDF
  2007   lastest PDF  

PDF
DOWNLOAD     

page
12 Pages

File Size
139.4 kB

生产厂家
MaximIC
Maxim Integrated MaximIC

General Description
The MAX9206/MAX9208 deserializers transform a high-speed serial bus low-voltage differential signaling (BLVDS) data stream into 10-bit-wide parallel LVCMOS/LVTTL data and clock. The deserializers pair with serializers such as the MAX9205/MAX9207, which generate a serial BLVDS signal from 10-bit-wide parallel data. The serializer/deserializer combination reduces interconnect, simplifies PC board layout, and reduces board size.


FEATUREs
♦ Stand-Alone Deserializer (vs. SERDES) Ideal for Unidirectional Links
♦ Automatic Clock Recovery
♦ Allow Hot Insertion and Synchronization Without System Interruption
♦ BLVDS Serial Input Rated for Point-to-Point and Bus Applications
♦ Fast Pseudorandom Lock
♦ Wide Reference Clock Input Range
   16MHz to 40MHz (MAX9206)
   40MHz to 60MHz (MAX9208)
♦ High 720ps (p-p) Jitter Tolerance (MAX9206)
♦ Low 30mA Supply Current (MAX9206 at 16MHz)
♦ 10-Bit Parallel LVCMOS/LVTTL Output
♦ Up to 600Mbps Throughput (MAX9208)
♦ Programmable Output Strobe Edge
♦ Pin Compatible to DS92LV1212A and DS92LV1224


APPLICATIONs
   Cellular Phone Base Stations
   Add/Drop Muxes
   Digital Cross-Connects
   DSLAMs
   Network Switches and Routers
   Backplane Interconnect

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
PDF
生产厂家
10-Bit Bus LVDS Serializers ( Rev : 2010 )
Maxim Integrated
10-Bit Bus LVDS Serializers
Maxim Integrated
10-Bit Bus LVDS Serializers ( Rev : 2001 )
Maxim Integrated
Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers ( Rev : 2005 )
Maxim Integrated
Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers ( Rev : 2007 )
Maxim Integrated
Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers
Maxim Integrated
10-Bit LVDS Serializer
Maxim Integrated
10 BIT LVDS RECEIVER FOR VIDEO
Integrated Circuit Systems
20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG) Compliant LVDS Serializer/Deserializer
austriamicrosystems AG
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
Integrated Circuit Systems

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]