Data Delay Devices - PDU53-750 PDF 数据手册 , PDU53-750 数据表

HOME >>> Data Delay Devices >>> PDU53-750 PDF

PDU53-750 数据手册 ( 数据表 ) - Data Delay Devices

零件编号

PDU53-750

产品描述 (功能)

3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53)

Other PDF

no available.

PDF

DOWNLOAD

page

4 Pages

File Size

162.9 kB

生产厂家

Data Delay Devices

FUNCTIONAL DESCRIPTION
The PDU53-series device is a 3-bit digitally programmable delay line.

FEATURES
• Digitally programmable in 8 delay steps
• Monotonic delay-versus-address variation
• Precise and stable delays
• Input & outputs fully 100K-ECL interfaced & buffered
• Available in 16-pin DIP (600 mil) socket or SMD

Page Link's: 1 2 3 4

零件编号

产品描述 (功能)

PDF

生产厂家

PDU53

3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU108H

3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU108H

3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU10256H

8-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU1064H

6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU1064H

6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU1032H

5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU1016H

4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU1016H-.5

4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

视图

Data Delay Devices

PDU54-100

4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54)

视图

Data Delay Devices

Share Link:

English

한국어

简体中文

日本語

español