datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Anachip Corporation  >>> PEEL22CV10AZ PDF

PEEL22CV10AZ 数据手册 ( 数据表 ) - Anachip Corporation

PEEL22CV10AZ image

零件编号
PEEL22CV10AZ

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
467.4 kB

生产厂家
Anachip
Anachip Corporation Anachip

General Description
The PEEL™22CV10AZ is a Programmable Electrically Erasable Logic (PEEL™) device that provides a low power alternative to ordinary PLDs. The PEEL™22CV10AZ is available in 24-pin DIP, SOIC, TSSOP and 28-pin PLCC packages (see Figure 19). A “zero-power” (100µA max. ICC) standby mode makes the PEEL™22CV10AZ ideal for power sensitive applications such as handheld meters, portable communication equipment and lap- top computers/ peripherals. EE-reprogrammability provides the convenience of instant reprogramming for development and a reusable production inventory minimizing the impact of programming changes or errors. EE-reprogrammability also improves factory testability, thus ensuring the highest quality possible.
The PEEL™22CV10AZ is JEDEC file compatible with standard 22V10 PLDs. Eight additional configurations per macrocell (a total of 12) are also available by using the “+” software/programming option (i.e., 22CV10AZ+ & 22CV10AZ++). The additional macrocell configurations allow more logic to be put into every device, potentially reducing the designs component count and lowering the power requirements even further.
Development and programming support for the PEEL™22CV10AZ is provided by popular third-party program mers and development software. Anachip also offers free Win PLACE development software.


FEATUREs
Ultra Low Power Operation
   - VCC = 5 Volts ±10%
   - Icc = 10 µA (typical) at standby
   - Icc = 2 mA (typical) at 1 MHz
   - tPD = 25ns.
  
CMOS Electrically Erasable Technology
   - Superior factory testing
   - Reprogrammable in plastic package
   - Reduces retrofit and development costs
  
Development/Programmer Support
   - Third party software and programmers
   - Anachip PLACE Development Software
  
Architectural Flexibility
   - 133 product terms x 44 input AND array
   - Up to 22 inputs and 10 I/O pins
   - 12 possible macrocell configurations
   - Synchronous preset, asynchronous clear
   - Independent output enables
   - Programmable clock source and polarity
   - 24-pin DIP/SOIC/TSSOP and 28-pin PLCC


APPLICATION Versatility
   - Replaces random logic
   - Pin and JEDEC compatible with 22V10
   - Ideal for power-sensitive systems

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
PDF
生产厂家
CMOS Programmable Electrically Erasable Logic Device
International Cmos Technology
CMOS Programmable Electrically Erasable Logic Device
International Cmos Technology
CMOS Programmable Electrically Erasable Logic Device
Anachip Corporation
CMOS Programmable Electrically Erasable Logic Device
International Cmos Technology
CMOS Programmable Electrically Erasable Logic Device
Anachip Corporation
CMOS Programmable Electrically Erasable Logic Device
Anachip Corporation
CMOS Programmable Electrically Erasable Logic Device
Unspecified
CMOS Programmable Electrically Erasable Logic Device
International Cmos Technology
CMOS Programmable Electrically Erasable Logic Device
Unspecified
CMOS Programmable Electrically Erasable Logic Device
International Cmos Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]