datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  PhaseLink Corporation  >>> PLL103-11 PDF

PLL103-11 数据手册 ( 数据表 ) - PhaseLink Corporation

PLL103-11 image

零件编号
PLL103-11

产品描述 (功能)

Other PDF
  no available.

PDF
DOWNLOAD     

page
7 Pages

File Size
134.1 kB

生产厂家
PLL
PhaseLink Corporation PLL

FEATURES
• Generates 13 copies of High-speed clock inputs.
• Supports up to three SDRAM DIMMS synchronous clocks.
• Supports 2-wire I2C serial bus interface with readback.
• 50% duty cycle with low jitter.
• Less than 5ns delay.
• Skew between any outputs is less than 250 ps.
• Tri-state pin for testing.
• Frequency up to 150 MHz.
• 3.0V-3.7V Supply range.
• Available in 28-pin 300mil SOIC package.

Page Link's: 1  2  3  4  5  6  7 

零件编号
产品描述 (功能)
PDF
生产厂家
Low Skew Buffers
Integrated Circuit Systems
Low Skew Buffers
PhaseLink Corporation
Low Skew Fan Out Buffers
Integrated Circuit Systems
HEX, LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS
Integrated Circuit Systems
Low Skew Output Buffer
Integrated Circuit Systems
Low Skew Output Buffer
PhaseLink Corporation
Low Skew Output Buffer
PhaseLink Corporation
Low Skew Output Buffer
Integrated Circuit Systems
Low Skew Output Buffer
Integrated Circuit Systems
Low Skew Output Buffer
Integrated Circuit Systems

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]