74HC595(2017) 查看數據表（PDF） - NXP Semiconductors.
零件编号
产品描述 (功能)
比赛名单
74HC595
(Rev.:2017)
(Rev.:2017)
NXP Semiconductors.
74HC595 Datasheet PDF : 22 Pages
| |||
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
VI
SHCP input
GND
VI
STCP input
GND
VOH
VM
tsu
VM
tW
t PLH
1/ fmax
t PHL
Qn output
VM
VOL
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 9. Storage clock to output propagation delays
VI
mna558
SHCP input
GND
VI
VM
t su
th
t su
th
DS input
VM
GND
VOH
Q7S output
VM
VOL
mna560
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 10. Data set-up and hold times
74HC_HCT595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 9 — 28 February 2017
© Nexperia B.V. 2017. All rights reserved.
12 / 22
Share Link: