datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74HC595(2017) 查看數據表(PDF) - NXP Semiconductors.

零件编号
产品描述 (功能)
比赛名单
74HC595 Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
VI
MR input
GND
VI
VM
tW
t rec
SHCP input
VM
GND
VOH
t PHL
Q7S output
VM
VOL
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 11. Master reset to output propagation delays
tr
tf
OE input
10 %
90 %
VM
tPLZ
tPZL
mna561
Qn output
LOW-to-OFF
OFF-to-LOW
Qn output
HIGH-to-OFF
OFF-to-HIGH
tPHZ
10 %
90 %
VM
tPZH
VM
outputs
enabled
outputs
disabled
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 12. Enable and disable times
outputs
enabled
msa697
Table 8. Measurement points
Type
74HC595
74HCT595
Input
VM
0.5VCC
1.3 V
Output
VM
0.5VCC
1.3 V
74HC_HCT595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 9 — 28 February 2017
© Nexperia B.V. 2017. All rights reserved.
13 / 22

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]