AD5061 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

比赛名单

AD5061

Fully Accurate 16-Bit VOUT nanoDAC™ SPI Interface 2.7 V to 5.5 V, in an SOT-23

Analog Devices 

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

AD5061

DIN 1

8 SCLK

AD5061

VDD 2 TOP VIEW 7 SYNC

(Not to Scale)

VREF 3

6 DACGND

VOUT 4

5 AGND

Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No. Mnemonic Description

1

DIN

Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the

serial clock input.

2

VDD

Power Supply Input. These parts can be operated from 2.7 V to 5.5 V and VDD should be decoupled to GND.

3

VREF

Reference Voltage Input.

4

VOUT

Analog Output Voltage from DAC.

5

AGND

Ground Reference Point for Analog Circuitry.

6

DACGND Ground Input to the DAC.

7

SYNC

Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC

goes low, it enables the input shift register and data is transferred in on the falling edges of the following clocks.

The DAC is updated following the 24th clock cycle unless SYNC is taken high before this edge, in which case the

rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.

8

SCLK

Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can

be transferred at rates up to 30 MHz.

Rev. A | Page 7 of 20

Share Link: