M6MF16S2AVP 查看數據表（PDF） - MITSUBISHI ELECTRIC
零件编号
产品描述 (功能)
比赛名单
M6MF16S2AVP
MITSUBISHI ELECTRIC
M6MF16S2AVP Datasheet PDF : 20 Pages
| |||
PRELIMINARY Notice
Some
p: aTrhaims iestrnicotlima iftisnaalrsepseucbifjieccattitoonc. hange.
MITSUBISHI LSIs
M6MF16S2AVP
16777216-BIT (2 M x 8-BIT)
CMOS 3.3V-ONLY FLASH MEMORY
SOFTWARE COMMAND DEFINITION
Command
Read Array
Device Identifier
Read Status Register
Clear Status Register
Block Erase / Confirm
Suspend
Resume
Start Load Page Buffer
4)
Sequential Load Page Buffer
End Load Page Buffer
Page Buffer Write to Flash
Read Lock Bit Status
Lock Bit Program / Confirm
Erase All Unlocked Blocks / Confirm
Sleep
8)
Mode
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
Write
1st bus cycle
Address
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Data
FFH
90H
70H
50H
20H
B0H
D0H
DBH
E0H
5FH
0EH
71H
77H
A7H
F0H
2nd bus cycle
Mode
Ist bus cycle
Address
Data
3rd bus cycle
Mode Address Data
Read
Read
Write
IA 1)
X
ID 1)
SRD 2)
BA 3) D0H
Write
X
X
Write
X
X
Write
X
FFH Write
X
00H 5)
Write
X
X
Write
X
X
Write
Read
WA 6)
BA
D0H
D6 7)
Write
BA
D0H
Write
X
D0H
1) IA=ID Code Address : A0=VIL (Manufacture's Code) : A0=VIH (Device Code), ID=ID Code, A1-A20=VIL
2) SRD=Status Register Data
3) BA=Block Address (A16-A20)
4) Two dummy write cycle is necessary,except for Block Erase/Confirm command(20H/D0H) and Lock Bit Program/Confirm command(77H/D0H), after Start Page
Buffer Load command and End Load Page Buffer command.
6) WA=Write Address : Page Buffer Data is programmed to the same page address in the memory arrary, and address A0-7 is ignored.
7) DQ6 provides Block Lock Bit Status, DQ6=1 : Block Unlock , DQ6=0 : Block Locked.
8) Sleep command (F0H) put the device into the sleep mode after completing the current operation. The active current is reduced to deep power -down levels.
The Read Array command (FFH) must be written to get the device out of sleep mode.
BLOCK LOCKING
RP# WP1# WP2#
Erase/Program Operation
Memory Block
Lock Bit
Write Protection Provided
VHH
X
X
Unlock
VIH
VIH
Unlock
VIH
VIL
VIL
Lock
VIH
Depend on Lock Bit Data 1)
VIL
Lock
Unlock
Unlock
Lock
Lock
Lock
All Blocks/Lock Bits Unlocked (Erase/Program enable)
All Blocks/Lock Bits Unlocked (Erase/Program enable)
All Blocks/Lock Bits Locked
Locked by Lock Bit
Alll Blocks/Lock Bits Locked (Read Array Only Mode) 4)
VIL
X
X
Lock
Lock
All Blocks/Lock Bits Locked (Deep Power Down Mode)
1) When the Lock bit is "0" ,its block cannot be programed and erased.
Lock bit is set to "0" by LOCK BIT PROGRAM.
Locked bit("0") is cleared to "1" with block memory by BLOCK ERASE on setting unlock mode.
2) DQ6 provides Lock Bit Status of each block after writing the Read Lock Status command (71H).
3) WP# pin must not be switched during performing Read / Write operations or WSM Busy (WSMS = 0).
4) The device prpvides a complete read array only mode.
(not be accepted any write command, including read mode command, ex:device identifier, read status register.)
5) X can be VIH or VIL for control pins.
STATUS REGISTER DATA (SRD)
Symbol
Status
Definition
"1"
"0"
SR.7 (D7) Write State Machine Status
SR.6 (D6) Suspend Status
Ready
Suspended
Busy
Operation in Progress / Completed
SR.5 (D5) Erase Status
Error
Successful
SR.4 (D4) Program Status
Error
Successful
SR.3 (D3) Block Status after Program
Error
Successful
SR.2 (D2) Reserved
-
-
SR.1 (D1) Reserved
-
-
SR.0 (D0) Device Sleep Status
Device in Sleep
Device Not in Sleep
*DQ3 indicates the block status after the page programming. When DQ3 is "1", the page has the over-programed cell . If over-program occurs, the device is
block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.
6
May.1998 , Rev.1.2
Share Link: