UT62L64CSCL-70 查看數據表（PDF） - Utron Technology Inc
零件编号
产品描述 (功能)
比赛名单
UT62L64CSCL-70 Datasheet PDF : 12 Pages
| |||
UTRON
Rev. 1.3
UT62L64C
8K X 8 BIT LOW POWER CMOS SRAM
CAPACITANCE (TA=25℃, f=1.0MHz)
PARAMETER
SYMBOL
MIN.
MAX
Input Capacitance
CIN
-
8
Input/Output Capacitance
CI/O
-
10
Note : These parameters are guaranteed by device characterization, but not production tested.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
0V to 3.0V
5ns
1.5V
CL = 100pF, IOH/IOL = -1mA/4 mA
UNIT
pF
pF
AC ELECTRICAL CHARACTERISTICS (VCC = 3.0~3.6V, TA = 0℃ to 70℃ / -20℃ to 85℃(E))
(1) READ CYCLE
PARAMETER
SYMBOL
UT62L64C-35
MIN. MAX.
UT62L64C-70
MIN. MAX.
UNIT
Read Cycle Time
tRC
35
-
70
-
ns
Address Access Time
tAA
-
35
-
70
ns
Chip Enable Access Time
tACE
-
35
-
70
ns
Output Enable Access Time
tOE
-
25
-
35
ns
Chip Enable to Output in Low-Z
tCLZ*
10
-
10
-
ns
Output Enable to Output in Low-Z
tOLZ*
5
-
5
-
ns
Chip Disable to Output in High-Z
tCHZ*
-
25
-
35
ns
Output Disable to Output in High-Z
tOHZ*
-
25
-
35
ns
Output Hold from Address Change
tOH
5
-
5
-
ns
(2) WRITE CYCLE
PARAMETER
SYMBOL
UT62L64C-35
MIN. MAX.
Write Cycle Time
tWC
35
-
Address Valid to End of Write
tAW
30
-
Chip Enable to End of Write
tCW
30
-
Address Set-up Time
tAS
0
-
Write Pulse Width
tWP
25
-
Write Recovery Time
tWR
0
-
Data to Write Time Overlap
tDW
20
-
Data Hold from End of Write-Time
tDH
0
-
Output Active from End of Write
tOW*
5
-
Write to Output in High-Z
tWHZ*
-
15
*These parameters are guaranteed by device characterization, but not production tested.
UT62L64C-70
MIN. MAX.
70
-
60
-
60
-
0
-
50
-
0
-
30
-
0
-
5
-
-
25
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
4
P80060
Share Link: 