datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Data Delay Devices  >>> 3D7522D-1 PDF

3D7522D-1 数据手册 ( 数据表 ) - Data Delay Devices

3D7522 image

零件编号
3D7522D-1

产品描述 (功能)

Other PDF
  no available.

PDF
DOWNLOAD     

page
4 Pages

File Size
164 kB

生产厂家
DATADIELAY
Data Delay Devices DATADIELAY

FUNCTIONAL DESCRIPTION
The 3D7522 product family consists of monolithic CMOS Manchester Decoders. The unit accepts at the RX input a bi-phase-level, embedded-clock signal. In this encoding mode, a logic one is represented by a high-to-low transition within the bit cell, while a logic zero is represented by a low-to-high transition. The recovered clock and data signals are presented on CLK and DATB, respectively, with the data signal inverted. The operating baud rate (in MBaud) is specified by the dash number. The input baud rate may vary by as much as ±15% from the nominal device baud rate without compromising the integrity of the information received.


FEATURES
• All-silicon, low-power CMOS technology
• TTL/CMOS compatible inputs and outputs
• Vapor phase, IR and wave solderable
• Low ground bounce noise
• Maximum data rate: 50 MBaud
• Data rate range: ±15%
• Lock-in time: 1 bit

Page Link's: 1  2  3  4 

零件编号
产品描述 (功能)
PDF
生产厂家
MONOLITHIC MANCHESTER DECODER
Data Delay Devices
MONOLITHIC MANCHESTER DECODER
Data Delay Devices
MONOLITHIC MANCHESTER DECODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER/DECODER
Data Delay Devices
Manchester Encoder / Decoder ( Rev : 2001 )
Holt Integrated Circuits
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices
MONOLITHIC MANCHESTER ENCODER
Data Delay Devices

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]