datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Samsung  >>> DS_K7N161801A PDF

DS_K7N161801A 数据手册 ( 数据表 ) - Samsung

DS_K7N163601A image

零件编号
DS_K7N161801A

Other PDF
  no available.

PDF
DOWNLOAD     

page
24 Pages

File Size
272.2 kB

生产厂家
Samsung
Samsung Samsung

GENERAL DESCRIPTION
The K7N163601A and K7N161801A are 18,874,368-bits Synchronous Static SRAMs.
The NtRAMTM, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock.


FEATURES
• 3.3V+0.165V/-0.165V Power Supply.
• I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
• Byte Writable Function.
• Enable clock and suspend operation.
• Single READ/WRITE control pin.
• Self-Timed Write Cycle.
• Three Chip Enable for simple depth expansion with no data-contention .
• A interleaved burst or a linear burst mode.
• Asynchronous output enable control.
• Power Down mode.
• 100-TQFP-1420A
• 165FBGA(11x15 ball aray) with body size of 13mmx15mm.
• Operating in commeical and industrial temperature range.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
PDF
生产厂家
512Kx36 & 1Mx18 Pipelined NtRAM ( Rev : 2005 )
Samsung
512Kx36 & 1Mx18 Pipelined NtRAM
Samsung
512Kx36 & 1Mx18 Synchronous Pipelined SRAM
Samsung
512Kx36 & 1Mx18-Bit Synchronous Pipelined Burst SRAM
Samsung
512Kx36 & 1Mx18 DDRII CIO b2 SRAM ( Rev : 2004 )
Samsung
512Kx36 & 1Mx18 DDRII CIO b4 SRAM
Samsung
512Kx36 & 1Mx18 DDRII CIO b2 SRAM
Samsung
512Kx36 & 1Mx18 & 2Mx9 QDRTM II b2 SRAM
Samsung
512Kx36-bit, 1Mx18-bit QDRTM II b4 SRAM ( Rev : 2004 )
Samsung
Image Pipelined Processor
NEC => Renesas Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]