SC18IS600 查看數據表（PDF） - NXP Semiconductors.

零件编号

产品描述 (功能)

比赛名单

SC18IS600

SPI to I2C-bus interface

NXP Semiconductors. 

NXP Semiconductors

SC18IS600

SPI to I2C-bus interface

6.3 I2C-bus serial interface

I2C-bus uses two wires (SDA and SCL) to transfer information between devices

connected to the bus, and it has the following features:

• Bidirectional data transfer between masters and slaves

• Multi-master bus (no central master)

• Arbitration between simultaneously transmitting masters without corruption of serial

data on the bus

• Serial clock synchronization allows devices with different bit rates to communicate via

one serial bus

• Serial clock synchronization can be used as a handshake mechanism to suspend and

resume serial transfer

• The I2C-bus may be used for test and diagnostic purposes.

A typical I2C-bus configuration is shown in Figure 9. The SC18IS600 device provides a

byte-oriented I2C-bus interface that supports data transfers up to 400 kHz. (Refer to

UM10204, “I2C-bus specification and user manual”.)

I2C-bus

VDD

RPU

SC18IS600

RPU

I2C-BUS

DEVICE

Fig 9. I2C-bus configuration

SDA

SCL

I2C-BUS

DEVICE

002aab716

6.4 Serial Peripheral Interface (SPI)

The host communicates with the SC18IS600 via the SPI interface. The SC18IS600

operates in Slave mode up to 3 Mbit/s.

The SPI interface has four pins: SCLK, MOSI, MISO, and CS.

• SCLK, MOSI and MISO are typically tied together between two or more SPI devices.

Data flows from the master to the SC18IS600 on the MOSI (Master Out Slave In) pin

and flows from SC18IS600 to the master on the MISO (Master In Slave Out) pin. The

SCLK signal is an input to the SC18IS600.

• CS is the slave select pin. In a typical configuration, an SPI master selects one SPI

device as the current slave. An SPI slave device uses its CS pin to determine whether

it is selected.

Typical connections are shown in Figure 10.

SC18IS600

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 7.1 — 20 November 2017

© NXP Semiconductors N.V. 2017. All rights reserved.

11 of 30

Share Link: