IDT7024 查看數據表（PDF） - Integrated Device Technology
零件编号
产品描述 (功能)
比赛名单
IDT7024 Datasheet PDF : 22 Pages
| |||
IDT7024S/L
High-Speed 4K x 16 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Waveform of Interrupt Timing(1)
tWC
ADDR"A"
tAS (3)
INTERRUPT SET ADDRESS (2)
tWR(4)
CE"A"
R/W"A"
INT"B"
ADDR"B"
CE"B"
tINS (3)
tAS (3)
tRC
INTERRUPT CLEAR ADDRESS (2)
2740 drw 17
OE"B"
INT"B"
tINR(3)
NOTES:
1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”.
2. See Interrupt Truth Table III.
3. Timing depends on which enable signal (CE or R/W) is asserted last.
4. Timing depends on which enable signal (CE or R/W) is de-asserted first.
2740 drw 18
Truth Table III — Interrupt Flag(1,4)
Left Port
R/WL
CEL
OEL
A11L-A0L
INTL
R/WR
CER
L
L
X
FFF
X
X
X
X
X
X
X
X
X
L
X
X
X
X
L(3)
L
L
X
L
L
FFE
H(2)
X
X
NOTES:
1. Assumes BUSYL = BUSYR = VIH.
2. If BUSYL = VIL, then no change.
3. If BUSYR = VIL, then no change.
4. INTR and INTL must be initialized at power-up.
Right Port
OER
A11R-A0R
X
X
L
FFF
X
FFE
X
X
INTR
Function
L(2) Set Right INTR Flag
H(3) Reset Right INTR Flag
X Set Left INTL Flag
X Reset Left INTL Flag
2740 tbl 16
61.462
Share Link: 