NJU3504FA1 查看數據表（PDF） - Japan Radio Corporation

零件编号

产品描述 (功能)

比赛名单

NJU3504FA1

4-BIT SINGLE CHIP MICRO CONTROLLER

Japan Radio Corporation  

NJU3504

s CLOCK GENERATION

The system clock is generated in the internal oscillator circuit with the external crystal or ceramic resonator,

or the resistor connected to OSC1 and OSC2 terminals. Furthermore, the NJU3504 can operate by the

external clock to the OSC1 terminal for the system clock. In the external clock operation, the OSC2 terminal

must be opened.

The typical application examples for each oscillator circuit are shown in follows. However a Crystal or a

Ceramic operation requires the considered evaluation, because the oscillator operates in accordance with the

characteristics of each component.

[OSCILLATOR APPLICATION EXAMPLES]

1) X’tal/Ceramic oscillation

2) CR oscillation

3) External clock input

NJU3504

OSC1

OSC2

Rf*

NJU3504

OSC1 OSC2

NJU3504

OSC1 OSC2

External clock

The resistor Rf* is sometimes required

to connect when the Crystal operation.

s RESET OPERATION

All of the internal circuits are initialized by inputting the low level signal to the RESET terminal.

A circuit example for Power On Reset Operation with a resistor, a capacitor, and a diode is shown in below.

Power On Reset Operation requires to keep the low level of the input signal to RESET terminal until the

stabilized oscillation of the internal oscillator. Therefore the constants on the reset circuit must be decided in

accordance with the characteristics of the clock generator circuit.

[An example of Power On Reset circuit]

VDD

NJU3504

R*

RESET

R*:A resistor is RESET terminal protector. It is

required depending on the condition of an

application.

- 45 -

Share Link: