T14L2M16A 查看數據表（PDF） - Taiwan Memory Technology

零件编号

产品描述 (功能)

比赛名单

T14L2M16A

128K X 16 HIGH SPEED CMOS STATIC RAM

Taiwan Memory Technology 

tm TE

CH

WRITE CYCLE 3 ( UB , LB Controlled)

Ad d res s

UB / LB

CE

WE

tWC

tAW

tCW

tAS

tWP

Preliminary T14L2M16A

tWR

DOUT

DIN

High-Z

High-Z

tDW

tDH

High-Z

DON'T CARE

UNDEFINED

NOTES ( WRITE CYCLE ) :

1. A write occurs during the overlap of a low CE , a low WE . A write begins at the lateat

transition among CE goes low, WE going low. A write end at the earliest transition among

CE going high, WE going high. tWP is measured from the beginning of write to the end of

write.

2. tCW is measured from the later of CE going low to the end of write.

3. tAS is measured from the address valid to the beginning of write.

4. tWR is measured from the end of write to the address change.

TM Technology Inc. reserves the right

P. 9

to change products or specifications without notice.

Publication Date: AUG. 2002

Revision:0.A

Share Link: