LF3370 查看數據表（PDF） - LOGIC Devices
零件编号
产品描述 (功能)
比赛名单
LF3370 Datasheet PDF : 24 Pages
| |||
DEVICES INCORPORATED
LF3370
High-Definition Video Format Converter
FIGURE 15. BYPASS BLOCK DIAGRAM
13
VARIABLE LENGTH
13
BYPASS DELAY
(127 x 13-Bit )
13
VARIABLE LENGTH
13
BYPASS DELAY
(127 x 13-Bit )
A,
B,
C,
D
INPUT
DEMUX
SECTION
INPUT
BIAS
SECTION
LUT
SECTION
MATRIX MULTIPLIER
and KEY SCALER
SECTION
HALF-BAND
FILTER
SECTION
LUT
SECTION
OUTPUT
BIAS
SECTION
In this example, the Matrix-Multipler/Key Scaler Section feeds the Half-Band Filter Section. This arrangement is reversible.
OUTPUT
MUX
SECTION
W,
X,
Y,
Z
FIGURE 16. CORE BYPASS
CLK
DATAPASS
W1
W2
Core Data
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9 D10 D11 D12 D13 D14 D15 D16 D17
Bypass Data
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9 B10 B11 B12 B13 B14 B15 B16 B17
Output*
D0
D1
D2
D3
D4
D5
B6
B7
B8
B9
B10 B11 B12 D13 D14 D15
* In this example, the Output Multiplexer is in a mode where the delay through the section is 2 CLK cycles. Only one channel is shown in this example,
however, the other three channels behave in the same manner. The example assumes that the bypass RAM length is set to the length of the core data path.
W1: Bypass data is output to the output port and replaces core data.
W2: Core data is output to the output port and replaces bypass data.
TABLE 4. CONFIGURATION/CONTROL REGISTERS ADDRESSING SUMMARY
DESCRIPTION
ADDRESS RANGE (HEX)
Coefficient Registers
0000 - 0003
Configuration Registers
0200 - 020A
Look-Up Table - Channel ‘A’
0300
Look-Up Table - Channel ‘B’
0400
Look-Up Table - Channel ‘C’
0500
Input Bias Registers - Channel ‘A’
0600 - 0603
Input Bias Registers - Channel ‘B’
0700 - 0703
Input Bias Registers - Channel ‘C’
0800 - 0803
Output Bias Registers - Channel ‘A’
0900 - 0903
Output Bias Registers - Channel ‘B’
0A00 - 0A03
Output Bias Registers - Channel ‘C’
0B00 - 0B03
HF0 Count Value
0C00
HF1 Count Value
0D00
Matrix Mult. RSL Registers - Channel ‘A’ 0E00 - 0E03
Matrix Mult. RSL Registers - Channel ‘B’ 0F00 - 0F03
Matrix Mult. RSL Registers - Channel ‘C’ 1000 - 1003
Key Scaler RSL Registers
1100 - 1103
Half-Band Filter RSL Registers - Channel ‘B’ 1200 - 1203
Half-Band Filter RSL Registers - Channel ‘C’ 1300 - 1303
LD is used to enable and disable the
LF Interface™. When LD goes LOW, the
LF Interface™ is enabled for data input.
The first value fed into the interface on
CF12-0 is an address which determines
what the interface is going to load (see
Table 4). For example, to load address
Bias Adder Register 2 of the channel B
Output Bias Adder, the first data value
into the LF Interface™ should be 0A02H.
To load RSL Register 1 for the Keyscaler
RSL, the first data value should be 1101H.
The first address value should be loaded
into the interface on the same clock cycle
that latches the HIGH to LOW transition
of LD. The next value(s) loaded into the
interface are the data value(s) which will
be stored in the bank or register defined
by the address value. When loading
coefficient banks, the interface will expect
ten values to be loaded into the device
after the address value. The ten values are
coefficients 0 through 8 and the Keyscale
coefficient. When loading Configuration
or Bias Registers, the interface will expect
one value after the address value. When
loading RSL registers, the interface will
Video Imaging Products
13
03/13/2001–LDS.3370-F
Share Link: 