datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Integrated Circuit Systems  >>> M2006-12A PDF

M2006-12A 数据手册 ( 数据表 ) - Integrated Circuit Systems

M2006-12A image

零件编号
M2006-12A

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
258.7 kB

生产厂家
ICST
Integrated Circuit Systems ICST

GENERAL DESCRIPTION
The M2006-12A is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock frequency translation and jitter attenuation. Clock multiplication ratios (including forward and inverse FEC) are pin-selected from pre-programming look-up tables. Includes Hitless Switching and Phase Build-out to enable SONET (GR-253) / SDH (G.813) MTIE and TDEV compliance during reference clock reselection. Hitless Switching (HS) engages when a 4ns or greater clock phase change is detected.


FEATURES
◆ Reduced intrinsic output jitter and improved power supply noise rejection compared to M2006-12
◆ Similar to the M2006-02A - and pin-compatible - but adds Hitless Switching and Phase Build-out functions
◆ Includes APC pin for Phase Build-out function (for absorption of the input phase change)
◆ Pin-selectable PLL divider ratios support forward and inverse FEC ratio translation
◆ Input reference and VCSO frequencies up to 700MHz
   (Specify VCSO frequency at time of order)
◆ Low phase jitter of 0.25 ps rms typical
   (12kHz to 20MHz or 50kHz to 80MHz)
◆ Commercial and Industrial temperature grades
◆ Single 3.3V power supply
◆ Small 9 x 9 mm SMT (surface mount) package

 

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
PDF
生产厂家
VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION
Integrated Circuit Systems
VCSO BASED FEC CLOCK PLL
Integrated Circuit Systems
VCSO BASED CLOCK PLL WITH AUTOSWITCH
Integrated Circuit Systems
VCSO BASED GBE CLOCK GENERATOR
Integrated Circuit Systems
ROM-Based 3-PLL Clock Generator ICROM-Based 3-PLL Clock Generator IC ( Rev : 2000 )
AMI Semiconductor
ROM-Based 3-PLL Clock Generator IC
AMI Semiconductor
LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
Integrated Device Technology
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
Integrated Device Technology
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE)
Integrated Device Technology
VCSO
Kyocera Kinseki Corpotation

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]