datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

MP8830AE 查看數據表(PDF) - Exar Corporation

零件编号
产品描述 (功能)
比赛名单
MP8830AE Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MP8830
Pass Through Mode
1. AENL, BENL & CENL should be held high during pass-through mode. ADCs and DACs will not work properly during pass-through.
2. Pass-through mode enable. When CREN is high, pass-through mode between the ADC and DAC ports is enabled. RNW controls the direction
of pass-through operation.
3. READ not WRITE signal. RNW controls the direction of the pass-through operation when CREN is high, and has no impact when CREN is low.
When RNW is high, data passes from the DAC port to the ADC port. When RNW is low, data passes from the ADC port to the DAC port. Note the
port connections are: CD5; AD0; CD6; AD1;...;CD14; AD9.
CREN
RNW
CD
(5-14)
AD
(0-9)
t17
t13
External circuits must stop
driving CD (5-14) when RNW falls
and CREN is high
t17
External circuits can
start driving CD (5-14)
t13
t17 t14
t14
t17
Chip stops
External circuit can
driving AD (0-9) start driving AD (0-9)
Chip drives AD(0-9)
data from last conversion
Note: external circuits must stop
driving AD(0–9) when CREN falls
CREN
RNW
CD
(5-14)
AD
(0-9)
External circuits must stop
driving CD (5-14) when CREN rises
and RNW is low
Chip stops driving CD(5-14)
External circuits can
start driving CD(5-14)
t17 t14
t14
t17 t13
t13
Chip stops
driving AD (0-9)
External circuits can
start driving AD(0-9)
External circuits must
stop driving AD (0-9)
T13
Pass through delay from CD(5-14) to AD(0-9)
T14
Pass through delay from AD(0-9) to CD(5-14)
T17
Pass through set up time
t17
Chip drives AD(0-9)
data from last conversion
Figure 4. Timing for Pass Through Mode Operation
Rev. 1.00
9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]